Abstract-This paper discusses the impact of small dc capacitance in a motor drive using a floating capacitor H-bridge topology. The proposed topology is intended for applications where variable frequency control is not required. Special attention is paid on investigating the second-order dc capacitor voltage ripples, whose influence on the induction motor as well as on the motor drive itself is of importance. This issue is addressed in this paper through rigorous mathematical formulations. It is found that by inverting the second-order dc ripple voltage using the conventional SVPWM, no harmful harmonics will be generated in the motor line voltage. This demonstrates the possibility of drastically reducing the dc capacitance of the proposed system. Induction motor as well as H-bridge performance with respect to different dc capacitance values is demonstrated by experiments, which lays the foundation for cost reduction and reliability enhancement of the proposed system.
Impact of Slim DC Capacitance on Floating
Capacitor H-bridge Motor Drive
IRECT-ON-LINE start of an induction motor usually results in a high inrush current and a large starting torque, which has a negative impact on the motor itself as well as on the electrical power system feeding the motor. Internally, large inrush current induces large magnetic forces in the stator windings to force them to move and distort [1] ; the power dissipation associated with high levels of inrush current can produce a rapid temperature rise and may damage the winding insulation [1] . Externally, the inrush current may cause the local grid voltage to dip and circuit breakers to trip [2] . On the other hand, induction motors also require reactive power to establish a magnetic field; therefore, its input power factor is in the lagging area. In fact, induction motors are the prime contributor to the total reactive power demand of any given power system [3] . In S. Leng and A. Al-Durra are with the Department of Electrical and Computer Engineering, Khalifa University of Science and Technology, Petroleum Institute, Abu Dhabi 2533, United Arab Emirates (e-mail: sleng@pi.ac.ae; aaldurra@pi.ac.ae).
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Digital Object Identifier 10.1109/TPEL. 2017.2710882 order to reduce the start-up impact of induction motors, a number of techniques have been developed, which can be grouped as: a) electromechanical [4] , b) solid-state [5] , [6] , c) variable frequency drive (VFD) [7] , [8] , and as recently introduced d) serial voltage injection topology [9] - [11] . For a serial voltage injection topology [9] - [11] , a power electronics device called "Magnetic Energy Recover Switch" (MERS) was proposed, in which the magnetic energy stored in the inductive load can be restored. The topology of MERS consists of four forced commutated switches and a small dc capacitor [12] . The configuration of MERS is similar to that of a single-phase full bridge, but MERS is connected in series between grid and load. Hence, different control techniques are applied. For the MERS, the capacitor is not connected to a dc power supply, which means the capacitor voltage is allowed to change dynamically and even to become zero. Therefore, the size of the capacitor is several times smaller [13] . By injecting a voltage in series with the grid voltage, induction motor voltage can be controlled in order to achieve soft start and a leading power factor operation for induction motor becomes possible.
The inherent characteristic of MERS is the use of low switching frequency where the semiconductor switches turn ON and OFF only once in a cycle at 50/60 Hz supply frequency. However, due to its low switching frequency, the ac voltage supplied to the motor contains low-order harmonics. The self-excited ac harmonic current introduced by the MERS generates torque that has different synchronous speed and, therefore, may work as a braking torque [14] - [17] . This torque can cause oscillations or even prevent the motor speed from increasing to the rated value. The closed-loop control was found to be useful to damp out such oscillations, but it cannot be completely avoided [9] , [10] .
In order to provide a more stable soft-start solution, a floating capacitor H-bridge that can also provide soft start and VAR compensation is presented in [18] - [21] , as shown in Fig. 1 .
It should be noted that the physical installation point of the proposed motor drive shown in Fig. 1 should be as close to the motor as possible so that reflected wave phenomenon from motor cable influence can be minimized.
The main difference between the MERS and the floating capacitor H-bridge shown in Fig. 1 is that the latter uses the SVPWM, which means the switching frequency is much higher than that of the MERS. As a result, only the fundamental ac voltage component plus high-order ac harmonics around the switching frequency is injected between the grid and motor. The later ones can easily be filtered out by the induction 0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. motor. Therefore, self-excited low-order ac harmonic current in the motor can be avoided, which greatly improves the system stability. Note that the proposed floating capacitor H-bridge motor drive cannot change the frequency of the voltage supplied to machine. This approach is only intended for applications where frequency control is not required, such as fans, pumps, and compressors. It should be noted that for the proposed topology in Fig. 1 , each phase is subject to power pulsations at twice the grid fundamental frequency. To buffer the energy variations, energy storage elements such as dc capacitors are used. For a 5 HP (3.725 kW) induction motor, the reported dc capacitors used in dc-link were electrolyte capacitors with a capacitance of 8 mF per phase [18] - [21] . This capacitance value is much larger than that of a typical dc capacitor used in a conventional VFD. The large electrolytic capacitor bank poses a lot of issues. 1) High cost of large dc capacitors.
2) Electrolytic capacitor has relatively high equivalent series resistance (ESR), low ripple current ratings, and wear out issue due to the evaporation of electrolyte [22] - [24] . In fact, it has been pointed out in [25] that the nominal lifetime of electrolytic capacitors is not long enough for most applications. 3) High cost on cell protection due to large energy that is dissipated in the event of dc-link shoot-through. 4) Significant weight and volume of the converter, which can make it difficult to build a high power density power electronics system [26] . Therefore, it is desirable that the capacitance of the dc capacitors for the proposed floating capacitor H-bridge system be reduced. In this paper, the impact of such dc capacitance reduction is investigated. It turns out that the second-order dc voltage ripple does not introduce problematic harmonics in the motor current. This is because for capacitive mode of operation, the ripple waveform has the same phase-angle as the absolute value of H-bridge output voltage. Although for the inductive mode, such a phenomenon is not true, but this condition does not occur in the floating capacitor H-bridge motor drive because the proposed system always operates with a leading power factor [20] , [21] . In fact, a similar method has been utilized before for use in cascaded H-bridge (CHB) multilevel inverters where low dc capacitance values can be used [27] - [29] . While the conclusions are similar, the application is totally different. For the CHB systems [27] - [29] , the dc capacitor voltages are regulated. However, for the proposed system shown in Fig. 1 , the dc capacitor voltages are free-floating. Since no control is needed for floating the dc capacitor voltage, there is no necessity for an analytic filtering scheme [27] . In addition, for the proposed system shown in Fig. 1 , the system is assumed to be balanced. Therefore, the second-order dc capacitor ripples can be easily filtered out by averaging the three capacitor voltages. Thus, no dc-link variation feed-forward compensation [28] , [29] is needed. All of these features make the proposed control algorithm very easy to be implemented.
Allowing larger dc capacitor voltage variations also implies the use of significantly lower dc capacitance values. Thus, the electrolytic capacitors can be easily replaced with a metalized polypropylene film (MPPF) capacitor, which has a much longer lifetime [30] - [33] . In addition, this paper discovers that when the second-order dc ripple fluctuates, the equivalent modulation index for the H-bridge is boosted. Such a phenomenon will be taken into account in the control algorithm so that a more accurate motor voltage control can be achieved. It should be noted that for an unbalanced grid condition (e.g., in an isolated microgrid), the modulation strategy proposed in this paper will no longer be valid, mainly because a) the presence of negative sequence component will degrade the performance of phase locked loop (PLL) used in this paper; and b) the second-order dc ripple may not cancel each other under unbalanced condition. The method to overcome this issue is out of the scope of this paper.
This paper is organized as follows. In Section II, the basic information on motor terminal voltage control is presented. In Section III, the second-order dc voltage ripple is modeled, which serves as the foundation for the mathematical analysis in Section IV. Section V gives details of the laboratory setup. Then, hardware experimental results are given in Section VI. Finally, conclusions are drawn in Section VII.
II. MOTOR TERMINAL VOLTAGE CONTROL
The motor terminal voltage control strategy of the proposed system can be illustrated using a voltage vector diagram representing one phase of the motor, as shown in Fig. 2 . 
A. Alpha Angle Control
The block diagram for alpha angle control is shown in Fig. 3 . Compared with the previously proposed control method in [19] - [21] , the main difference in this paper is that drastic dc capacitance reduction will result in the second-order dc voltage ripple. As a result, instead of a constant modulation index for the H-bridge (m a represents the constant modulation index in [19] - [21] ), the equivalent modulation index of the H-bridge is boosted in this paper (m a + m b represents the equivalent modulation index). This phenomenon will be taken into account in the control loop so that a more accurate motor terminal voltage control can be achieved.
Assume that the grid is balanced and the second-order dc voltage ripples are also balanced. In Fig. 3 , it can be seen that taking the average of three dc capacitor voltages will eliminate the second-order ripple component, leaving only the dc offset value as
|V b | in Fig. 3 is the root-mean-square (RMS) for fundamental ac voltage injected by the H-bridge (m a represents the constant modulation index of the SVPWM, while m b represents the modulation index boost caused by the second-order dc voltage ripple, which will be explained later in this paper)
The angle α can be set by the controller, using the vector relationships shown in Fig. 2 , to supply the motor at a specific desired operating voltage |V * m | such that
where |V g | represents the measured RMS of the grid phase voltage. In Fig. 3 , the reference signal for α * is derived from (3). A phase correction signal φ corr is used to take into account various signal phase delays, such as SVPWM signal generation delays [20] , [21] . A PLL is used to track the grid voltage angle (θ), which is used to perform the inverse Park transformation. The SVPWM modulation method used in this paper uses the zero-sequence signal injection to increase the modulation index [34] - [36] . The theoretical upper limit for m a using zero-sequence injection is 1.1547. In this paper, m a is set to be slightly lower (m a = 1.1 in this work for minimum pulse width considerations, as will be explained in the next section). For an equivalent modulation index (m a + m b ), it can be quantified, as shown in Section IV C. In order to generate a perfect fivelevel pulse width modulation (PWM) line voltage waveform, the level-shifted multicarrier waves [37] are used to generate the firing pulses for the H-bridges.
B. Minimum Pulse Width Consideration
Carrier-based PWM methods employ the "per-carrier cycle volt-second balance" principle. A modulation wave is compared with a triangular carrier wave and the intersections define the switching instants. Using zero-sequence signal injection, the peak of modified modulation wave is dampened, allowing higher fundamental component to be fitted into the envelop of carrier waveform. In this way, the modulation index can be increased from 1.0 to 1.1547. Should m a = 1.1547 be chosen, the peak of modulation wave will have the same magnitude as the peak of carrier wave. This means in the regions where modulation waves are near the tip of carrier waves, the PWM firing pulses will be very short. If the duration of PWM firing pulses is less than dead time and IGBT turn ON/OFF time combined, this will result in missing IGBT output. In other words, IGBT is not switching despite its firing pulse is provided simply because the pulse is too short. For the IGBT modules used in this paper (SEMiX202GB12E4s), the adaptor board (Board 2s SKYPER 32PRO R) has a dead time of 2.2 μs. Also, the turn ON and turn OFF time of IGBT is tuned at 0.4 μs and 0.7 μs, respectively. Therefore, theoretically for IGBT to respond, the duration of its firing pulse should not be less than 3.3 μs. Considering the fact that carrier period is 133 μs (7.5 kHz switching frequency, as can be seen in Section V), this means the peak of modulation wave should be no more than 95% of the carrier envelop (1 − 
III. DC RIPPLE VOLTAGE MODELING
To quantify the dc voltage ripple, a rigorous energy analysis is carried out in this section. Assuming a balanced system with 50 Hz grid frequency, the instantaneous power flow from/to the H-bridge in phase A can be expressed as
where |V b | represents the RMS for ac voltage injected by the H-bridge, I m represents the RMS for motor current. (4) implies that a) the instantaneous power flow from/to the H-bridge is fluctuating at twice the grid frequency; b) neglecting losses in IGBT and capacitors, the average net power to the H-bridge is zero. For the proposed H-bridge topology, the dc capacitors are not connected to dc power supply and thus free-floating. This means the only element that can absorb/release such fluctuating energy is the dc capacitor. Due to this fluctuating power flow, the dc capacitor is constantly being charged and discharged, causing a second-order dc ripple voltage, as shown in Fig. 4 . It should be noted that the purpose of Fig. 4 is to illustrate the phase relationship between different parameters of the proposed system. Therefore, neither absolute value nor p.u. value is provided in Fig. 4 .
To quantify the magnitude of dc ripple voltage, the energy removed from the dc capacitor during the discharging period (the first ¼ cycle in Fig. 4 ) can be calculated as
On the other hand, the energy removed from the dc capacitor during the discharging period (the first ¼ cycle in Fig. 4 ) can also be calculated by the voltage difference between the initial and final state as
where C represents the capacitance of dc capacitor. Combining (2), (5), and (6), the magnitude of the dc ripple (peak to peak) can be obtained as
Equation (7) shows that the magnitude of the dc ripple is generally proportional to motor current and inversely proportional to the capacitance of the dc capacitor. Since the motor current is determined by the motor load condition, the only factor that can reduce the dc ripple is to increase the capacitance of the dc capacitor. However, such an approach requires a very large dc capacitance value and it is not practical. In this paper, another approach is taken and it will be shown in the next section.
IV. IMPACT OF DC RIPPLE
This section systematically explores the impact of the dc ripple. First, the ac voltage injected by the H-bridge in each phase is modeled in the time domain (phase A and B, respectively). Then, the line voltage is revealed by calculating the difference between the two phases. Following that, IGBT voltage stress caused by the dc ripple is discussed and ripple current of capacitor is calculated. Finally, a general method to estimate the minimum dc capacitance value for the floating capacitor H-bridge system is proposed.
A. H-bridge Phase Voltage
From Fig. 4 , it is obvious that the dc capacitor voltage ripple is lagging the instantaneous power by 90 degree. Therefore, in the time domain, the dc capacitor voltage in phase A of the H-bridge system can be modeled as
If the H-bridge is injecting ac voltage using the conventional SVPWM (m a fixed at 1.1, no dc-link variation feedforward compensation used), the RMS of fundamental ac voltage injected by the H-bridge in phase A can be modeled as
From Fig. 4 , it can also be seen that ac voltage injected by the H-bridge is 90 degree lagging the motor current. Therefore, the voltage injected by the H-bridge in the time domain can be expressed as
Combining (9) with (10), after simplification, the ac voltage injected by the H-bridge in the time domain can be expressed as
From (11), it can be seen that the dc ripple in capacitor voltage actually introduces a third harmonic component to the voltage injected by the H-bridge. This phenomenon is because multiplications of the harmonic components in the time domain are the convolutions in the frequency domain. For example, when the first harmonic component is multiplied by the second harmonic component in the time domain, both first and third harmonic components will be generated.
Taking into account the fact that in this paper, zero-sequence signal injection is used to increase the modulation index [34] - [36] . As a result, one-sixth of the third harmonics will also be added to the output of the H-bridge [38] . This means besides the third harmonic component caused by the dc voltage ripple [see (11) ], there should be an additional third harmonic component caused by the SVPWM. Interestingly, it is found that the two-third harmonic components have an opposite phase angle, which means the third harmonic created by dc ripple voltage will cancel out part of the third harmonic component generated by the SVPWM.
Therefore, the ac voltage injected by the H-bridge in the time domain, which takes into account the dc ripple effect as well as the third harmonic injection effect from the SVPWM should be expressed as
B. H-bridge Line Voltage
Assuming a balanced system, the voltage in phase B of the system is lagging phase A by 120 degree. Using a similar analysis for phase A, the ac voltage injected by the H-bridge in phase B is
Using (12) and (13), the line voltage produced by the Hbridges can be modeled as
Since the proposed H-bridge motor drive system works on the principle of serial voltage injection, as shown in Figs. 1-2 (14) shows that if line voltage produced by the Hbridge is also free of low-order harmonics, then the motor line voltage will be free of low-order harmonics as well.
C. Equivalent Modulation Index
By definition, the equivalent modulation index of the Hbridge is the ratio between the injected fundamental ac voltage RMS and the average dc capacitor voltage. Therefore, the following equation holds:
Equation (15) implies that if the dc voltage ripple cannot be neglected, the equivalent modulation index (m a + m b ) for the H-bridge will be higher than the modulation index of the conventional SVPWM (m a ).
This phenomenon can be explained by the fact that the conventional SVPWM method assumes a constant dc link voltage and manipulates only the width of the pulses over each cycle. For the floating capacitor H-bridge topology with a small dc capacitance value, besides the SVPWM manipulating the width of the pulses, the magnitudes of the pulses are also changed due to the dc ripple (pulse magnitude is reduced at the beginning and the end of each half cycle, pulse magnitude boosted around center region for each half cycle, as can be seen in Fig. 10 , Section VI). Thus, the combined factors (width modulation caused by the SVPWM as well as magnitude modulation naturally caused by the dc ripple) sometimes can push the equivalent modulation index (m a + m b ) above the conventional 1.1547 limit without entering the nonlinear region. Equation (15) will be used throughout this paper in many ways: It will be combined with (2) to improve the motor voltage control accuracy, as it is shown in Fig. 3 . It will be combined with (7) to predict IGBT voltage stress and it will also be combined with (22) to assess the capacitor ripple current magnitude. It should be noted that the equivalent modulation index cannot be amplified infinitely above 1.1547 as there is a theoretical upper limit for it, as will be shown in (21) .
D. IGBT Voltage Stress
Since the dc capacitor voltages for the proposed topology are free-floating, the IGBT voltage stress needs to be characterized. Combining (12) with (15) and only considering fundamental component, the following equation can be obtained:
Solving (16) yields
Meanwhile, from Fig. 2 , it can be seen that |V b | can be expressed as
where φ m represents the motor power factor angle [39] . Suppose that V g is constant and V m can be maintained by H-bridges at the rated motor voltage, (17) and (18) show that the average dc capacitor voltage as a function of dc capacitance can be obtained as long as φ m and I m are known. This is not difficult because φ m and I m can be deduced from motor nameplate. Upon solving (17) , the value of equivalent modulation index of the H-bridge (m a + m b ) can be deduced (see (15) ). Then, the magnitude of the dc capacitor ripple voltage can be obtained [see (7) ]. Finally, the peak dc capacitor voltage for the proposed topology will be the average dc capacitor voltage plus one-half of the dc capacitor ripple voltage magnitude as
Equation (19) will be used to predict IGBT voltage stress.
E. Maximum Equivalent Modulation Index
Equation (15) shows the possibility of increasing the equivalent modulation index of the H-bridge over the conventional 1.1547 limit. This section investigates the boundary condition for (15) . It can be seen that the boundary condition for (17) is
Substituting (20) into (15), the boundary condition for m a + m b is found to be
Equation (21) is exactly twice of the modulation index if a dc capacitor with infinite capacitance is used [C = ∞,m a + m b ≈ m a as can be seen from (15)]. This means that although reducing dc capacitance can boost the equivalent modulation index of the H-bridge, in theory, such boost has an upper limit, which is 2.0 × 1.1547 = 2.3094. Please note that this value is only a theoretical limit. In practice, due to other constrains, it is not easy to achieve such high value, as will be explained in Section IV G.
F. Capacitor Ripple Current
Due to ESR in the capacitor, the maximum permitted ripple current is set by the manufacturer so that capacitor load life specification will not be compromised. From (7) and (8), the RMS ripple current of the floating capacitor can be derived as
From (22), it can be seen that capacitor ripple current is oscillating at 100 Hz and it is proportional with the motor current. Taking into account the upper boundary for m a + m b , as shown in (21), the theoretical maximum ripple current RMS for the capacitor is found to be
Equation (23) is the worst case scenario for capacitor ripple current and in reality, such a value can never be reached. (23) can be used in the design phase to select the dc capacitor with correct current rating.
G. Minimum DC Capacitance in Practice
The previous analysis shows that dc capacitance of the proposed system has a theoretical lower limit [see (20) ]. However, in practice, the minimum dc capacitance value will be several times higher than what (20) predicts. This is because in practice, extreme conditions have to be taken into account when selecting the minimum dc capacitance, where I m reaches its maximum value and magnitude of V b reaches its minimum value. For I m to reach its maximum value, this happens during soft-start process, where the motor current is controlled around 3-4 p.u. for the proposed system [20] . For the magnitude of V b to reach its minimum value, such condition also happens during softstart process under full load condition [20] . Considering these scenarios, the actual minimum dc capacitance will be k a times higher than what (20) 
Substituting (24) into (15), the equivalent modulation index as a function of k a under full motor load condition is found to be
Equation (25) Fig. 12 ).
V. EXPERIMENTAL SETUP
A motor-dynamometer set is used as test platform to validate the theory proposed in this paper. The schematic for the test platform is shown in Fig. 5 .
From Fig. 5 , it can be seen that a variac is used to step down the 415 V 50 Hz grid voltage to 330 V and feed it to the H-bridges. The reason behind such a configuration is to see if under slim dc capacitance condition, the proposed motor drive can still boost motor terminal voltage to its rated value [21] and the answer is positive (see Fig. 18 ). Three single-phase floating capacitor H-bridges are installed between the variac and the induction motor. A double fed induction generator (DFIG) is mechanically coupled with the induction motor as a dynamometer to achieve a torque load. The actual experimental facility is shown in Fig. 6 .
The control algorithm shown in Fig. 3 is implemented in a dSPACE DS1104 platform, with a sampling frequency of 7.5 kHz and a switching frequency of 7.5 kHz. Each H-bridge is made up of two separate inverter legs using Semikron IGBT modules (SEMiX202GB12E4s). In total, six IGBT modules are used (12 IGBT switches). The dc capacitors are metalized polypropylene film capacitors made by EPCOS (B25620-B0407-K881) with a capacitance of 400 μF each and a rated voltage of 880 VDC. In order to investigate the performance of the proposed system under different dc capacitance values, five identical 400 μF capacitors are used in each phase. These capacitors can be connected in series, in parallel or in a mixed configuration (Fig. 6 (a) shows two dc capacitors connected in series, C = 200 μF ). In this way, the range of equivalent dc capacitance per phase is between 2000 μF to 200 μF, which is equivalent to 33-3.3 p.u. with V base = 380 V, S base = 2200/0.8 = 2750 VA. The reason for varying dc capacitance from 2000 μF to 200 μF is to see if the proposed topology can operate well under slim dc capacitance condition. If it does, this means instead of expensive, bulky, and unreliable electrolyte capacitor banks, cheaper, small, and reliable MPPF capacitors can be used for the proposed system, which greatly improves its competitiveness over other motor drive topologies.
The motor-dynamometer set shown in Fig. 6 (b) was previously used for wind energy research [40] but modified to accommodate research requirement for this paper. The main change is that the original Mitsubishi VFD is replaced with three H-bridges to drive the induction motor, as is shown in Taking into account the fact that the motor will be operating at a fixed frequency of 50 Hz, the rated motor voltage has been reduced to 380 V to accommodate the V/f characteristics. The DFIG is a 4-pole 2 HP (1.5 kW) machine made by Lab-Volt. Loading of the DFIG is controlled by a dSPACE DS1103 controller so that a constant electromagnetic torque can be provided by the DFIG, independent of the shaft speed.
VI. EXPERIMENTAL RESULTS
The performance of the proposed floating capacitor H-bridge motor drive system under the influence of different dc capacitance values will be shown in this section. It should be noted that soft-start results are not provided in this paper mainly because the soft-start control algorithm used in this paper is the same as the one used in [20] . Since [20] had already provided detailed waveforms showing transient state (from no load condition up to full load condition), the commonly known results regarding soft start are not shown in this paper. capacitance (C = 200 μF = 3.3 p.u.) and full motor load condition (m a = 1.1, I m = 4.2 A = 1.0 p.u.). It should be noted that in Fig. 7 , for the dc capacitor voltage measurement, the dc offset has been filtered out, leaving only the ac component. In this way, the ripple can be more easily seen.
A. H-bridge Output Voltage
The first observation from Fig. 7 is that there is a hump for each half cycle of the H-bridge output voltage, which is different from what can be obtained from the conventional SVPWM. The dc capacitor voltage ripple is oscillating at 100 Hz, which is twice the grid frequency (50 Hz). It can also be seen that despite a large dc ripple (57.75 V, peak to peak), the motor current remains sinusoidal. In addition, the voltage injected by the Hbridge is about 90 degree lagging the motor current, which means the average energy flowing in/out of the H-bridge per cycle is near zero. This explains why the capacitor voltages for the proposed system only oscillate but they do not collapse or increase to infinity under steady state. Comparing Fig. 7 with Fig. 4 , it can be seen that the waveform obtained from the experiment agrees very well with theoretical curves, especially in terms of phase relationship. According to (7) , under the condition shown in Fig. 8  (C = 200 μF, m a = 1.1, I m = 4.2 A) , the magnitude of the voltage ripple (peak to peak) should be 56.9 V. It can be seen from Fig. 8 that actual voltage ripple magnitude is 57 V, which perfectly matches the theory. It is worth noting that despite a large ripple in the individual capacitor voltage (57 V, peak to peak), such second-order ripples are well balanced. This means averaging three dc capacitor voltages can successfully filter out the second -order harmonic component, leaving only dc offset value, which is used in the control block diagram shown in Fig. 3 . This explains why the proposed system can remain stable despite large oscillations in the dc link. It can also be observed from Fig. 8 that ripple voltages have a negative sequence. To further prove (7) which describes the ripple magnitude, Fig. 9 is plotted where the magnitude of the dc ripple is recorded under various dc capacitance values. It should be noted that for Fig. 9 , the induction motor is always running under full load condition (m a = 1.1, I m = 4.2 A = 1.0 p.u.).
B. Capacitor Voltage Ripple
From Fig. 9 , it can be seen that the experimental results match the theory very well. Generally, the smaller the dc capacitance, the larger the ripple magnitude.
C. Third Harmonic Injection
In order to analyze the frequency spectrum, Fig. 10 is plotted where fast Fourier transform (FFT) is performed for the H-bridge output voltage. The actual dc capacitor voltage and H-bridge output voltage are superimposed in Fig. 10 . It clearly explains that the hump for each half cycle of the H-bridge output voltage is indeed caused by the oscillating dc capacitor voltage. Equation (12) shows that due to the dc ripple, besides the fundamental component, only third harmonic component will be introduced to the H-bridge output voltage. This is confirmed in Fig. 10 . It shows that besides the fundamental component (175 V), only the third harmonic component is present (22 V). In fact, according to (12) , under the conditions shown in From Fig. 11 , it can be seen that the experimental results match theory. Fig. 11 proves that the third harmonic component created by dc ripple voltage will cancel part of the third harmonic component generated by the SVPWM, causing the overall third harmonic component to dip under small dc capacitance regions.
D. Equivalent Modulation Index
According to (15) , by measuring three dc capacitor voltages and motor current RMS, it is sufficient to estimate the equivalent modulation index for the H-bridge. It is interesting to point out that the equivalent modulation index (m a + m b = 1.162) has exceeded the upper limit of 1.1547 for the conventional SVPWM, as can be seen from Fig. 12 . It is also worth noting that such a value agrees very well with theory, as is shown at the end of Section IV G. In the meanwhile, the dc /ac inversion is still in the linear region and the ac voltage injected by the H-bridge only contains the fundamental and third harmonic, as shown in Fig. 10 . It is also worth noting that the conventional SVPWM increases the modulation index at the expense of more third harmonic injection. In contrast, modulation index boost caused by dc ripple voltage will cancel part of the third harmonic component generated by the SVPWM, causing overall third harmonic injection to dip under small dc capacitance regions, as shown in Fig. 11 . From Fig. 13 , it can be seen that the equivalent modulation index for the H-bridge is always higher than the conventional modulation index used in the SVPWM. For example, m a is fixed at 1.1 for the SVPWM used in this paper. However, through experiments, it is found that m a + m b is always higher than 1.1. The additional boost is caused by the second-order dc ripple voltage, as described in (15) . (14) . From Fig. 14 , it can be seen that the proposed system can supply five-level line PWM waveforms to the induction motor. In contrast, a VFD system supplies induction motor with threelevel line PWM waveforms and a much larger voltage step. This is one of the disadvantages for VFD because the higher voltage step introduces higher dV/dt stresses on the insulation of the motor windings. Moreover, the three-level line PWM output voltages from the VFD, using a higher dc link voltage, usually requires bulky 3%/5% reactors inserted between VFD and motor to mitigate the reflected wave or standing wave phenomenon. However, such practice affects the ability of the induction motor to produce rated torque due to voltage drops. In contrast, the proposed floating capacitor H-bridge motor drive does not require such reactors (see Fig. 1 ). Note that replacing iron with silicon is often considered advantageous. From Fig. 15 , it can be seen that the experimental results match theoretical predictions well. Generally, the bigger the dc capacitance, the lower the IGBT voltage stress. Also, it can be observed from Fig. 15 that generally the higher motor load condition, the lower the IGBT voltage stress. This is because the size of V b is a function of motor power factor angle φ m [see (18) ]. Under heavy motor load condition, the stator power factor of induction motor is usually high [39] , which yields a low φ m angle, which puts less demand on the dc capacitor voltage. In contrast, under light motor load condition, the stator power factor of induction motor is usually low [39] , which yields a high φ m angle, which puts more demand on the dc capacitor voltage. Fig. 16 shows an FFT analysis for capacitor current under very small dc capacitance (C = 200 μF = 3.3 p.u.) and full Fig.  16 shows that the capacitor current is oscillating at 100 Hz, which agrees with (22) . It can also be seen from Fig. 16 that the magnitude of the fundamental component (100 Hz) is 2.4 A, while (22) predicts this value to be 2.44 A, which is a good match. However, the RMS value of the capacitor current is 3.08 A, which is 25% higher than what (22) had predicted. The explanation for such deviation is that (22) is a rough approximation of capacitor current. From Fig. 16 , it can be seen that there are other harmonic components (second, third) that cannot be captured by (22) , which causes the actual RMS capacitor current to be higher than what (22) had predicted. From Fig. 17 , it can be seen that the RMS capacitor current value remains almost flat despite large dc capacitance variation. The actual experiment value is always 25% higher than what (22) had predicted, but stays below the theoretical maximum value shown by (23) . It should be noted that oversizing is commonly practiced in engineering and Fig. 17 proves that (23) can be used to select the capacitor current rating during design phase.
E. Motor Line Voltage

F. IGBT Voltage Stress
G. Capacitor Current
H. DC Ripple Effect Compensation
Due to the second order dc voltage ripple, instead of constant modulation index, the equivalent modulation index for the Hbridge is boosted (see Fig. 13 ). Such phenomenon will be taken into account in the control algorithm so that a more accurate motor voltage control can be achieved, as it is shown in Fig.  18 . It should be noted that for Fig. 18 , the induction motor is always running under full load condition (m a = 1.1, I m = 4.2 A = 1.0 p.u.) with its reference value fixed at 380 V (|V * m | = 380 V = 1.0 p.u., see Fig. 3 ).
It can be seen from Fig. 18 that generally, with ripple effect compensation, a better motor terminal voltage control can be achieved. When the dc capacitance is relatively large, the difference between the two control schemes is small. This is because the modulation index boost can be neglected under relatively large dc capacitance conditions [see (15) ]. However, as the dc capacitance value gets smaller, the previously proposed control scheme [19] - [21] begins to lose accuracy, while the advantage of taking the ripple effect into account becomes obvious.
I. Minimum DC Capacitance
According to (20) , the theoretical minimum dc capacitance for the proposed system is 40 μF, where I m = 4.2 A, m a = 1.1, V g = 330 V, V m = 380 V, φ m = 37
• , V b = 206.8 V [see (18) ]. In practice, according to (24) , the minimum dc capacitance for the proposed H-bridge motor drive is k a (k a = 3-4) times higher than 40 μF, between 120 and 160 μF. Through experiments, it is found that when connecting three 400 μF capacitors in series (C = 133 μF, k a = 3.325), the proposed system can barely soft start and reach steady state condition. However, when connecting four 400 μF capacitors in series (C = 100 μF, k a = 2.5), the proposed system begins to oscillate and is never able to reach steady state. This proves that (24) can be used to roughly estimate the minimum dc capacitance during the design phase. For engineering practice, some margins are usually required, which is the reason that C = 200 μF, k a = 5 was chosen as the minimum dc capacitance value in this paper (see (25) and Fig. 12 ).
J. Power Loss Difference Due to ESR Variation
For an MPPF capacitor, its ESR is significantly smaller than that of an electrolyte capacitor, which is one of its advantages. The dc capacitors used in this paper are MPPF Capacitors made by EPCOS (B25620-B0407-K881) with a capacitance of 400 μF and ESR of 3.8 mΩ and a tolerance of 10%. The worst case scenario for power loss difference between phases is that under full motor load condition (m a = 1.1, I m = 4.2 A = 1.0 p.u.), the ESR of one phase is 20% higher than that of other phases. This will cause maximum power loss difference between phases, as shown in Fig. 19 .
From Fig. 19 , it can be seen that under the worst case scenario, the power loss difference between phases is in the range of 3.24 to 32.4 mW, which is almost negligible compared with maximum allowable ESR power loss of 7695 mW for this type of film capacitor. Therefore, it can be concluded that the way to handle ESR variation between different capacitors can be done by the following three means: a) Use an MPPF capacitor instead of an electrolyte capacitor. b) Choose MPPF capacitors that have relatively small tolerance in terms of capacitance. c) Tight quality control during the manufacturing stage so that individual capacitor ESR variation can be compensated by a combination of different capacitors into equal capacitor banks.
VII. CONCLUSION
This paper examines the possibility of implementing slim dc capacitance on an induction motor drive under balanced grid voltage condition. Using rigorous mathematical formulations supported by hardware experiments, it is found that the second-order dc ripple voltage does not cause problematic low-order harmonics in motor line voltage. In fact, allowing the second-order dc ripple voltage to fluctuate can boost equivalent modulation index of the H-bridge to be higher than that of the conventional SVPWM. As a result, the theoretical boundary condition for the modulation index can be extended from 1.1547 to 2.3094, depending on the selection of the dc capacitance value. Accordingly, the motor terminal voltage control algorithm has been improved to take such a phenomenon into account. Interestingly, allowing the second-order dc ripple voltage to fluctuate will also generate an opposing third harmonic voltage to the one injected by the SVPWM. In addition, the worst case scenario for capacitor RMS current and IGBT voltage stress can be accurately predicted and the lower limit for dc capacitance suitable for engineering practice can also be quantified. Based on the above discoveries, it can be concluded that the proposed floating capacitor H-bridge motor drive can operate under slim dc capacitance condition. This means expensive, bulky, and unreliable electrolyte capacitor banks can be replaced with cheaper, small, and reliable MPPF capacitors, which greatly improves the competiveness of the proposed motor drive topology.
